Home >
other > The FPGA, difference chip, the clock
The FPGA, difference chip, the clock
On the backplane through FPGA output clock, differential clock chip, the chip can be collected input to the clock signal, the output cannot be collected, excuse me, have this problem?
