Home >
other > The clock tree structure information is converted into constraint file or verilog code
The clock tree structure information is converted into constraint file or verilog code
Give a clock tree structure form of information, there is a clock signal source as well as the relationship between input and output of all the clock signal units, according to the table into the corresponding code or constraint file, is this way?
