Home >
other > Could you tell me how to do in the verilog module multistage call?
Could you tell me how to do in the verilog module multistage call?
Such as in the design of CPU: write uart used multiple modules, and then using it in a uart control module of sub module, uart module on the top total CPU call, just call the uart control module can be?
