Principal Physical Design Engineer - Backend digital back-end Design Engineer

Position Description
1. Perform physical design implementation, o short, floor planning, power grid design, place and route, clock tree short, timing closure, power/signal integrity signoff, physical verification (DRC/LVS can Antenna) be used, the EM/IR signoff, DFM closure, and physical design.
2. The candidate will have The opportunity to work on many varieties of challenging designs, Low power and high speed design. The responsibility includes participating in or leading. The Next generation physical design, methodology and flow development.

Position Requirements:
1. Bachelor degree with 8 + years of applicable experience, Master degree with 6 + years of applicable experience in electrical engineering, microelectronics.
2. Experienced with ASIC design flow, hierarchical physical design strategies, and methodologies and understand deep sub - micron technology issues. Solid knowledge on LP design, DFT, the static timing analysis, EM/IR Drop/crosstalk analysis, formal verification, physical verification, DFM. Successful track records of taping out complex, 28 nm 65/40/SOC chips.
3. The Automation and programming - minded, solid coding experience in the Makefile/Tcl/Tk/Perl.
4. Self - motivated, able to work independently or as a team player.
5. Excellent verbal and written communication skills in English.
Welcome to recommend:
WeChat: 858929176