As title, when using ddr3 IP core, through the use of 29 address can control from all areas of the ddr3 read or written address, the current problems are:
When I asked 70 1900 _0000 _0000 to address when writing data, cause I had stored in _0000 20 to 40 _0000 data errors, because what reason is this?