General spi controller do from the pattern, using the ASIC clock in the data on the spi data line for asynchronous sampling process, and this leads to the frequency between the peripherals and spi controller can't be too high, what is the design method can improve this point, for example, from the mode of transmission line using the spi 1 clock for data acquisition, to avoid the asynchronous processing, improve the frequency?