A bit file describing the an xc6slx100t is about to be assigned to a device in the FPGA download appeared when the tip is why? I didn't choose the wrong board in front of the model, and the great spirit

CodePudding user response:

Build engineering will have to choose the device, then the candidate isn't it?