Wishbone bus specification is a system on a chip IP core interconnection architecture, defines a common logical interface between IP core, can be used in the soft core, solid core and hardcore, no special requirements to development tools and target hardware, compatible and almost has some comprehensive tool, can be done in a variety of hardware description language,
Related to download links://download.csdn.net/download/weixin_38749863/12673230? utm_source=bbsseo