Home > other >  The FPGA timing problems
The FPGA timing problems

Time:10-23

Problem as shown in figure, instance for a serial port receiving module

CodePudding user response:

The fpga did not make simple say my opinion but don't know whether it is right for your reference first is you confirm execution of the code was a clock? Before make a, c to assembly or machine languages is an instruction to a clock or a few clock
  • Related