Home > other >  Verilog testbench excitation sine wave
Verilog testbench excitation sine wave

Time:10-24

Recently wrote a Verilog program, want to use the modelsim simulation, the input signal is a value returned by the AD fengfeng for 10 v 200 hz sine wave, quantitative to fpga. Or, now want to use matlab to generate such a signal and save to TXT. The file, now a little don't not bent, strives for the bosses to refer to a program
  • Related