Domestic V7 FPGA system clock need to provide a single end, Bank voltage 1.8 V, VIL 0.63 or less, acuity VIH acuity 1.17 V, 2.1 V for a local clock buffer model, output at least 4 road LVCOMS18 level,
Rummaged through manual data did not find a bit of trouble, could you tell me, do you have any good solution

CodePudding user response:

A domestic stumped

CodePudding user response:

58 and shenzhen micro products should have

CodePudding user response:

Asked, they two all have no, in the research, the samples are not

CodePudding user response:

Ask hangzhou ora

CodePudding user response:

Ask next, domestic FPGA price how, development tools to use?

CodePudding user response:

The

FPGA reference 5 floor?????? Response:

q, domestic FPGA price how, development tools to use?

Your order price because it is not too clear, we adopt the FPGA of fudan micro project, development tools like import xilinx, use vivado