Home > other >  The use of FPGA synchronous reset and asynchronous reset?
The use of FPGA synchronous reset and asynchronous reset?

Time:12-03

Brief summary:
Synchronous reset mainly in relation to the global scope of the reset signal, applied to high speed logic and involves the handshake in the interaction between machine use;
Asynchronous reset role mainly in low speed and involves the human-computer interaction reset logic;
  • Related