88 e1111 FPGA driven design-CodePudding

Home > other > 88 e1111 FPGA driven design

88 e1111 FPGA driven design

Time：09-18

1. Want to realize the loopback, when using MDIO configuration, written register values and read the register values are not consistent, but some registers is normal, not MDIO driver problem, what is the problem

Page link：https//www.codepudding.com/other/9851.html

Prev:Have to take an examination of embedded system designers?

Next:The 51 single-chip 4 g communication module

Tags：

Driven development/core development

Links：
CodePudding