PCIE gen1 put data in the coded, odd bits of 0;
Gen2 gen3 data in the parity bit is placed, why is this? What is the point?