Home > other >  Key issues on the fpga
Key issues on the fpga

Time:09-26

St and RST are all key presses, not dial the code switch, according to the following the logic of change the value of the flag will appear what problem?

CodePudding user response:

There will be competition risk, two signals at the same time control and level of synchronization

CodePudding user response:

The same signal assignment is best in a always block, or it will have competition risk, not sure what's the final value
  • Related