Home > other >  VHDL syntax problems
VHDL syntax problems

Time:10-11

I at ordinary times is with verilog, the need to use the FPGA's internal crystals, first statement, calls the method is to use VHDL is instantiated, but I don't understand the grammar, the place where is wrong in the end,
  • Related