In the manual says will produce three dma requests will ADC_CDR data in a register to the SRAM, but after the adc sampling data is not in the ADC_DR register, then the from which the dma requests? Then there's the triple adc assuming that resolution is 12, ADC_CDR 32-bit registers also save any three sampling value, the dma how it worked, bosses explain?